Abstract: This work presents a RISC-V system-on-chip (SoC) with eight application cores containing programmable-precision vector accelerators. The SoC is built by using a generator-based design ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback